mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2025-10-02 19:22:00 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

Merge git://git.denx.de/u-boot-socfpga

Browse Source
This commit is contained in:
Tom Rini 2015-10-16 20:21:04 -04:00
commit ac6a53219a
3 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
arch/arm/dts/socfpga_cyclone5_socdk.dts
View File

@ -69,6 +69,9 @@
}; };
&mmc0 { &mmc0 {
status = "okay";
u-boot,dm-pre-reloc;
cd-gpios = <&portb 18 0>; cd-gpios = <&portb 18 0>;
vmmc-supply = <&regulator_3_3v>; vmmc-supply = <&regulator_3_3v>;
vqmmc-supply = <&regulator_3_3v>; vqmmc-supply = <&regulator_3_3v>;

2
arch/arm/include/asm/pl310.h
View File

@ -17,6 +17,8 @@
#define L2X0_CTRL_EN 1 #define L2X0_CTRL_EN 1
#define L310_SHARED_ATT_OVERRIDE_ENABLE (1 << 22) #define L310_SHARED_ATT_OVERRIDE_ENABLE (1 << 22)
#define L310_AUX_CTRL_DATA_PREFETCH_MASK (1 << 28)
#define L310_AUX_CTRL_INST_PREFETCH_MASK (1 << 29)
struct pl310_regs { struct pl310_regs {
u32 pl310_cache_id; u32 pl310_cache_id;

12
arch/arm/mach-socfpga/misc.c
View File

@ -52,6 +52,18 @@ void enable_caches(void)
#endif #endif
} }
void v7_outer_cache_enable(void)
{
/* disable the L2 cache */
writel(0, &pl310->pl310_ctrl);
/* enable BRESP, instruction and data prefetch, full line of zeroes */
setbits_le32(&pl310->pl310_aux_ctrl,
L310_AUX_CTRL_DATA_PREFETCH_MASK |
L310_AUX_CTRL_INST_PREFETCH_MASK |
L310_SHARED_ATT_OVERRIDE_ENABLE);
}
/* /*
* DesignWare Ethernet initialization * DesignWare Ethernet initialization
*/ */