mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-18 21:21:26 +02:00
arm64: zynqmp: Sync licenses with Linux kernel
There is difference between licenses in the Linux kernel and there shouldn't be any diff because all changes are coming from the same source at the same time. The difference is really in a time when they were upstreamed. That's why sync it up. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/813b29378083153b67c60772f28cd2613519f338.1695378830.git.michal.simek@amd.com
This commit is contained in:
parent
c5eb6c2d4a
commit
8daa786211
@ -2,7 +2,7 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Avnet Ultra96 rev1
|
* dts file for Avnet Ultra96 rev1
|
||||||
*
|
*
|
||||||
* (C) Copyright 2018 - 2020, Xilinx, Inc.
|
* (C) Copyright 2018, Xilinx, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* Clock specification for Xilinx ZynqMP
|
* Clock specification for Xilinx ZynqMP
|
||||||
*
|
*
|
||||||
* (C) Copyright 2017 - 2021, Xilinx, Inc.
|
* (C) Copyright 2017 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for KV260 revA Carrier Card
|
* dts file for KV260 revA Carrier Card
|
||||||
*
|
*
|
||||||
* (C) Copyright 2020 - 2021, Xilinx, Inc.
|
* (C) Copyright 2020 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* SD level shifter:
|
* SD level shifter:
|
||||||
* "A" - A01 board un-modified (NXP)
|
* "A" - A01 board un-modified (NXP)
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for KV260 revA Carrier Card
|
* dts file for KV260 revA Carrier Card
|
||||||
*
|
*
|
||||||
* (C) Copyright 2020 - 2021, Xilinx, Inc.
|
* (C) Copyright 2020 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,7 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZC1254
|
* dts file for Xilinx ZynqMP ZC1254
|
||||||
*
|
*
|
||||||
* (C) Copyright 2015 - 2020, Xilinx, Inc.
|
* (C) Copyright 2015 - 2021, Xilinx, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
* Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>
|
* Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP zc1751-xm015-dc1
|
* dts file for Xilinx ZynqMP zc1751-xm015-dc1
|
||||||
*
|
*
|
||||||
* (C) Copyright 2015 - 2021, Xilinx, Inc.
|
* (C) Copyright 2015 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP zc1751-xm016-dc2
|
* dts file for Xilinx ZynqMP zc1751-xm016-dc2
|
||||||
*
|
*
|
||||||
* (C) Copyright 2015 - 2021, Xilinx, Inc.
|
* (C) Copyright 2015 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,7 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU102 Rev1.0
|
* dts file for Xilinx ZynqMP ZCU102 Rev1.0
|
||||||
*
|
*
|
||||||
* (C) Copyright 2016 - 2020, Xilinx, Inc.
|
* (C) Copyright 2016 - 2018, Xilinx, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU102 RevA
|
* dts file for Xilinx ZynqMP ZCU102 RevA
|
||||||
*
|
*
|
||||||
* (C) Copyright 2015 - 2021, Xilinx, Inc.
|
* (C) Copyright 2015 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU102 RevB
|
* dts file for Xilinx ZynqMP ZCU102 RevB
|
||||||
*
|
*
|
||||||
* (C) Copyright 2016 - 2020, Xilinx, Inc.
|
* (C) Copyright 2016 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU104
|
* dts file for Xilinx ZynqMP ZCU104
|
||||||
*
|
*
|
||||||
* (C) Copyright 2017 - 2021, Xilinx, Inc.
|
* (C) Copyright 2017 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -1,8 +1,9 @@
|
|||||||
// SPDX-License-Identifier: GPL-2.0+
|
// SPDX-License-Identifier: GPL-2.0
|
||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU104
|
* dts file for Xilinx ZynqMP ZCU104
|
||||||
*
|
*
|
||||||
* (C) Copyright 2017 - 2021, Xilinx, Inc.
|
* (C) Copyright 2017 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU106
|
* dts file for Xilinx ZynqMP ZCU106
|
||||||
*
|
*
|
||||||
* (C) Copyright 2016 - 2021, Xilinx, Inc.
|
* (C) Copyright 2016 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
@ -2,7 +2,8 @@
|
|||||||
/*
|
/*
|
||||||
* dts file for Xilinx ZynqMP ZCU111
|
* dts file for Xilinx ZynqMP ZCU111
|
||||||
*
|
*
|
||||||
* (C) Copyright 2017 - 2021, Xilinx, Inc.
|
* (C) Copyright 2017 - 2022, Xilinx, Inc.
|
||||||
|
* (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc.
|
||||||
*
|
*
|
||||||
* Michal Simek <michal.simek@amd.com>
|
* Michal Simek <michal.simek@amd.com>
|
||||||
*/
|
*/
|
||||||
|
Loading…
x
Reference in New Issue
Block a user