mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-05-05 12:46:14 +02:00
clk: stm32: Wrong macros used in register read
Smatch reported a warning about a shift macro being used as a mask. Make the obvious changes to make this register read calculation work the same as the previous ones. Signed-off-by: Andrew Goodbody <andrew.goodbody@linaro.org> Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
This commit is contained in:
parent
52b7ad7bec
commit
8693fe92ac
@ -549,8 +549,8 @@ static u32 stm32_get_PLL1_rate(struct stm32_rcc_regs *regs,
|
||||
divr1 = readl(®s->pll1divr) & RCC_PLL1DIVR_DIVR1_MASK;
|
||||
divr1 = (divr1 >> RCC_PLL1DIVR_DIVR1_SHIFT) + 1;
|
||||
|
||||
fracn1 = readl(®s->pll1fracr) & RCC_PLL1DIVR_DIVR1_MASK;
|
||||
fracn1 = fracn1 & RCC_PLL1DIVR_DIVR1_SHIFT;
|
||||
fracn1 = readl(®s->pll1fracr) & RCC_PLL1FRACR_FRACN1_MASK;
|
||||
fracn1 = (fracn1 >> RCC_PLL1FRACR_FRACN1_SHIFT) + 1;
|
||||
|
||||
vco = (pllsrc / divm1) * divn1;
|
||||
rate = (pllsrc * fracn1) / (divm1 * 8192);
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user