mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-05 02:41:27 +01:00
armv8: ls1088a: Add IFC and eMMC as qixis boot sources
Add macro QIXIS_LBMAP_EMMC, QIXIS_LBMAP_IFC, QIXIS_RCW_SRC_IFC, QIXIS_RCW_SRC_EMMC to enable IFC and eMMC as boot sources for qixis commands. Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com> [YS: Modify subject and add commit message] Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
fe997689c3
commit
6c8945ec41
@ -170,9 +170,13 @@ unsigned long get_board_ddr_clk(void);
|
|||||||
#define QIXIS_LBMAP_DFLTBANK 0x0e
|
#define QIXIS_LBMAP_DFLTBANK 0x0e
|
||||||
#define QIXIS_LBMAP_ALTBANK 0x2e
|
#define QIXIS_LBMAP_ALTBANK 0x2e
|
||||||
#define QIXIS_LBMAP_SD 0x00
|
#define QIXIS_LBMAP_SD 0x00
|
||||||
|
#define QIXIS_LBMAP_EMMC 0x00
|
||||||
|
#define QIXIS_LBMAP_IFC 0x00
|
||||||
#define QIXIS_LBMAP_SD_QSPI 0x0e
|
#define QIXIS_LBMAP_SD_QSPI 0x0e
|
||||||
#define QIXIS_LBMAP_QSPI 0x0e
|
#define QIXIS_LBMAP_QSPI 0x0e
|
||||||
|
#define QIXIS_RCW_SRC_IFC 0x25
|
||||||
#define QIXIS_RCW_SRC_SD 0x40
|
#define QIXIS_RCW_SRC_SD 0x40
|
||||||
|
#define QIXIS_RCW_SRC_EMMC 0x41
|
||||||
#define QIXIS_RCW_SRC_QSPI 0x62
|
#define QIXIS_RCW_SRC_QSPI 0x62
|
||||||
#define QIXIS_RST_CTL_RESET 0x41
|
#define QIXIS_RST_CTL_RESET 0x41
|
||||||
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
||||||
|
|||||||
@ -160,9 +160,11 @@
|
|||||||
#define QIXIS_LBMAP_DFLTBANK 0x00
|
#define QIXIS_LBMAP_DFLTBANK 0x00
|
||||||
#define QIXIS_LBMAP_ALTBANK 0x20
|
#define QIXIS_LBMAP_ALTBANK 0x20
|
||||||
#define QIXIS_LBMAP_SD 0x00
|
#define QIXIS_LBMAP_SD 0x00
|
||||||
|
#define QIXIS_LBMAP_EMMC 0x00
|
||||||
#define QIXIS_LBMAP_SD_QSPI 0x00
|
#define QIXIS_LBMAP_SD_QSPI 0x00
|
||||||
#define QIXIS_LBMAP_QSPI 0x00
|
#define QIXIS_LBMAP_QSPI 0x00
|
||||||
#define QIXIS_RCW_SRC_SD 0x40
|
#define QIXIS_RCW_SRC_SD 0x40
|
||||||
|
#define QIXIS_RCW_SRC_EMMC 0x41
|
||||||
#define QIXIS_RCW_SRC_QSPI 0x62
|
#define QIXIS_RCW_SRC_QSPI 0x62
|
||||||
#define QIXIS_RST_CTL_RESET 0x31
|
#define QIXIS_RST_CTL_RESET 0x31
|
||||||
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user