mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2025-08-16 04:07:00 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

riscv: dts: sophgo: Add ethernet node

Browse Source 
Add ethernet node for cv1800b SoC

Signed-off-by: Kongyang Liu <seashell11234455@gmail.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
This commit is contained in:
Kongyang Liu 2024-04-20 15:00:28 +08:00 committed by Leo Yu-Chi Liang
parent f874dec10a
commit 5a4e0625ac
2 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/riscv/dts/cv1800b-milkv-duo.dts
View File

@ -29,6 +29,11 @@
};
};
&ethernet0 {
status = "okay";
phy-mode = "rmii";
};
&osc {
clock-frequency = <25000000>;
};

23
arch/riscv/dts/cv18xx.dtsi
View File

@ -52,6 +52,20 @@
#clock-cells = <0>;
};
eth_csrclk: eth-csrclk {
compatible = "fixed-clock";
clock-frequency = <250000000>;
clock-output-names = "eth_csrclk";
#clock-cells = <0x0>;
};
eth_ptpclk: eth-ptpclk {
compatible = "fixed-clock";
clock-frequency = <50000000>;
clock-output-names = "eth_ptpclk";
#clock-cells = <0x0>;
};
soc {
compatible = "simple-bus";
interrupt-parent = <&plic>;
@ -138,6 +152,15 @@
};
};
ethernet0: ethernet@4070000 {
compatible = "sophgo,cv1800b-dwmac";
reg = <0x04070000 0x10000>;
interrupts = <31 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&eth_csrclk>, <&eth_ptpclk>;
clock-names = "stmmaceth", "ptp_ref";
status = "disabled";
};
uart0: serial@4140000 {
compatible = "snps,dw-apb-uart";
reg = <0x04140000 0x100>;