mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-29 14:41:26 +01:00
mips: bmips: add bcm6345-gpio driver support for BCM6358
This SoC has one gpio bank divided into two 32 bit registers, with a total of 40 GPIOs. Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
e64bdb2fcf
commit
2507f69c41
@ -73,6 +73,25 @@
|
|||||||
mask = <0x1>;
|
mask = <0x1>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
gpio1: gpio-controller@fffe0080 {
|
||||||
|
compatible = "brcm,bcm6345-gpio";
|
||||||
|
reg = <0xfffe0080 0x4>, <0xfffe0088 0x4>;
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
ngpios = <8>;
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
gpio0: gpio-controller@fffe0084 {
|
||||||
|
compatible = "brcm,bcm6345-gpio";
|
||||||
|
reg = <0xfffe0084 0x4>, <0xfffe008c 0x4>;
|
||||||
|
gpio-controller;
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
uart0: serial@fffe0100 {
|
uart0: serial@fffe0100 {
|
||||||
compatible = "brcm,bcm6345-uart";
|
compatible = "brcm,bcm6345-uart";
|
||||||
reg = <0xfffe0100 0x18>;
|
reg = <0xfffe0100 0x18>;
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user