mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2025-09-25 07:41:40 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

mips: dts: Fix device tree warnings for PIC32MZDA

Browse Source 
Signed-off-by: John Robertson <john.robertson@simiatec.com>
This commit is contained in:
John Robertson 2020-09-01 04:14:56 +00:00 committed by Daniel Schwierzeck
parent 95e7141294
commit 0723c2ddeb
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
arch/mips/dts/pic32mzda.dtsi
View File

@ -26,8 +26,13 @@
}; };
cpus { cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 { cpu@0 {
compatible = "mips,mips14kc"; compatible = "mips,mips14kc";
device-type = "cpu";
reg = <0>;
}; };
}; };
@ -40,6 +45,7 @@
uart1: serial@1f822000 { uart1: serial@1f822000 {
compatible = "microchip,pic32mzda-uart"; compatible = "microchip,pic32mzda-uart";
reg = <0x1f822000 0x50>; reg = <0x1f822000 0x50>;
interrupt-parent = <&evic>;
interrupts = <112 IRQ_TYPE_LEVEL_HIGH>; interrupts = <112 IRQ_TYPE_LEVEL_HIGH>;
status = "disabled"; status = "disabled";
clocks = <&clock PB2CLK>; clocks = <&clock PB2CLK>;
@ -48,6 +54,7 @@
uart2: serial@1f822200 { uart2: serial@1f822200 {
compatible = "microchip,pic32mzda-uart"; compatible = "microchip,pic32mzda-uart";
reg = <0x1f822200 0x50>; reg = <0x1f822200 0x50>;
interrupt-parent = <&evic>;
interrupts = <145 IRQ_TYPE_LEVEL_HIGH>; interrupts = <145 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock PB2CLK>; clocks = <&clock PB2CLK>;
status = "disabled"; status = "disabled";
@ -56,6 +63,7 @@
uart6: serial@1f822a00 { uart6: serial@1f822a00 {
compatible = "microchip,pic32mzda-uart"; compatible = "microchip,pic32mzda-uart";
reg = <0x1f822a00 0x50>; reg = <0x1f822a00 0x50>;
interrupt-parent = <&evic>;
interrupts = <188 IRQ_TYPE_LEVEL_HIGH>; interrupts = <188 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock PB2CLK>; clocks = <&clock PB2CLK>;
status = "disabled"; status = "disabled";
@ -153,6 +161,7 @@
sdhci: sdhci@1f8ec000 { sdhci: sdhci@1f8ec000 {
compatible = "microchip,pic32mzda-sdhci"; compatible = "microchip,pic32mzda-sdhci";
reg = <0x1f8ec000 0x100>; reg = <0x1f8ec000 0x100>;
interrupt-parent = <&evic>;
interrupts = <191 IRQ_TYPE_LEVEL_HIGH>; interrupts = <191 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock REF4CLK>, <&clock PB5CLK>; clocks = <&clock REF4CLK>, <&clock PB5CLK>;
clock-names = "base_clk", "sys_clk"; clock-names = "base_clk", "sys_clk";
@ -164,6 +173,7 @@
ethernet: ethernet@1f882000 { ethernet: ethernet@1f882000 {
compatible = "microchip,pic32mzda-eth"; compatible = "microchip,pic32mzda-eth";
reg = <0x1f882000 0x1000>; reg = <0x1f882000 0x1000>;
interrupt-parent = <&evic>;
interrupts = <153 IRQ_TYPE_LEVEL_HIGH>; interrupts = <153 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock PB5CLK>; clocks = <&clock PB5CLK>;
status = "disabled"; status = "disabled";
@ -176,6 +186,7 @@
reg = <0x1f8e3000 0x1000>, reg = <0x1f8e3000 0x1000>,
<0x1f884000 0x1000>; <0x1f884000 0x1000>;
reg-names = "mc", "control"; reg-names = "mc", "control";
interrupt-parent = <&evic>;
interrupts = <132 IRQ_TYPE_EDGE_RISING>, interrupts = <132 IRQ_TYPE_EDGE_RISING>,
<133 IRQ_TYPE_LEVEL_HIGH>; <133 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock PB5CLK>; clocks = <&clock PB5CLK>;