mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-05-05 20:56:12 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

arch: arm: dts: k3-r5: Drop a53_0 clock overrides in board files

Browse Source 
The a53_0 clock properties are already set correctly in their
common k3-<soc>-r5.dtsi includes. Stop overriding them in
the r5 board device trees.

Fixes the following error message:
  Failed to set clock rates for '/a53@0': -61

Signed-off-by: Wadim Egorov <w.egorov@phytec.de>
Reviewed-by: Anshul Dalal <anshuld@ti.com>
Tested-by: Francesco Dolcini <francesco.dolcini@toradex.com> # Verdin AM62 Solo
Reviewed-by: Bryan Brattlof <bb@ti.com>
This commit is contained in:
Wadim Egorov 2026-02-19 11:27:20 +01:00 committed by Tom Rini
parent eb3042dc0d
commit 045fb42827
4 changed files with 0 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
arch/arm/dts/k3-am625-r5-phycore-som-2gb.dts
View File

@ -21,11 +21,6 @@
};
};
&a53_0 {
clock-names = "gtc";
clocks = <&k3_clks 61 0>;
};
&main_pktdma {
ti,sci = <&dm_tifs>;
};

1
arch/arm/dts/k3-am625-verdin-r5.dts
View File

@ -24,7 +24,6 @@
};
&a53_0 {
clocks = <&k3_clks 61 0>;
/*
* FIXME: Currently only the SPL running on the R5 has a clock
* driver. As a workaround therefore move the assigned-clock

5
arch/arm/dts/k3-am62a7-r5-phycore-som-2gb.dts
View File

@ -22,11 +22,6 @@
};
};
&a53_0 {
clocks = <&k3_clks 61 0>;
clock-names = "gtc";
};
&cbass_main {
bootph-pre-ram;
sa3_secproxy: secproxy@44880000 {

5
arch/arm/dts/k3-am642-r5-phycore-som-2gb.dts
View File

@ -21,8 +21,3 @@
ethernet0 = &cpsw3g;
};
};
&a53_0 {
clock-names = "gtc";
clocks = <&k3_clks 61 0>;
};