mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2026-05-04 17:36:12 +02:00
rockchip: update irq affinity for RK3528 devices
Since DW PCIe can adjust interrupts on SoC that only support MSI, adjust the interrupt of r8169 for the RK3528 devices. Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn> Link: https://github.com/openwrt/openwrt/pull/21770 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
This commit is contained in:
parent
ba7aa2a971
commit
55cb7a0195
@ -32,9 +32,11 @@ case "$(board_name)" in
|
||||
armsom,sige7|\
|
||||
friendlyarm,nanopi-r3s|\
|
||||
friendlyarm,nanopi-r5c|\
|
||||
hinlink,h28k|\
|
||||
hinlink,h66k|\
|
||||
linkease,easepi-r1|\
|
||||
lunzn,fastrhino-r66s|\
|
||||
radxa,e20c|\
|
||||
radxa,e25|\
|
||||
sinovoip,rk3568-bpi-r2pro)
|
||||
set_interface_core 2 "eth0"
|
||||
@ -69,10 +71,6 @@ friendlyarm,nanopi-r6s)
|
||||
set_interface_core 20 "eth1"
|
||||
set_interface_core 40 "eth2"
|
||||
;;
|
||||
hinlink,h28k|\
|
||||
radxa,e20c)
|
||||
set_interface_core 2 "eth0"
|
||||
;;
|
||||
hinlink,h68k)
|
||||
set_interface_core 2 "eth1"
|
||||
set_interface_core 4 "eth2"
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user