* correct system patch used for aliasing on Allwinner A10, A13 and A20 to ensure consistent allocation of device IDs
* Re-introduce spi overlays for each bus so that when used in conjuction with a device driver overlay, the pins are correctly muxed into SPI mode
* Ensure SPI overlay patches are applied
* Fix typo in patch name
* Move alias patches further down series.conf to ensure they are only called after the intial overlay creation
* Rephrase subject heading to improve clarity
* Fix interface aliases on Allwinner A10 for I2C, SPI and UART
* Fix interface aliases on Allwinner A13 for I2C and UART
* Fix interface aliases on Allwinner A20 for I2C, SPI and UART
* Fix SPI 2 pin names in line with latest revision of the Allwinner A10 device tree
* Fix SPI 2 pin names in line with latest revision of the Allwinner A20 device tree
* Create overlays for each bus on the Allwinner A20 so that the corresponding pins can be set into spi mode
* Create overlays for each bus on the Allwinner A10 so that the corresponding pins can be set into spi mode
* Condense alias path corrections into the intial overlay creation patch instead of applying a further patch on topof it to enact these corrections
* Remove references to our no longer needed addtional overlays
* rename to include 'arm-dts..' for consistency with other dts related patches
* Fix mistake in SPI overlay patches naming which leads to build failure
* Fix typo in application of spi2 overlay that was leading to compilation failure
* Amend the assigned aliases in overlay creation so that the kernel correctly maps the bus/port number to match the physical hardware numbering
* Update pin labels for SPI 2 to use current names as defined in sun4i-a10.dtsi and sun7i-a20.dtsi. fixed typo in sun5i-a13-spi-spidev as compatibility field should be sun5i-a13
* Re-introduce compilation of spi bus overlays on Allwinner A10 and A20 SOCs which are necessary to ensure that the pins are correctly muxed into spi mode
* Correcting the Perf unit's interrupt source number to 66 as stated in the Allwinner A10User manual to resolve conflict with Uart 2 which actually uses interrupt source number 3
* rename to all lower case and add in sun4i-emac dma support. Note that support only exist in the driver for the rx channel
* Ensure that sun4i patches actually implemented
Signed-off-by: Ryan L <ryestar101@gmail.com>
* Apply performance monitoring unit IRQ number patch to uboot
* Add patch for resolving the perf unit irq number to the edge kernel
Signed-off-by: Ryan L <ryestar101@gmail.com>
* Add sun4i emac ethernet DMA support to the edge kernel
Signed-off-by: Ryan L <ryestar101@gmail.com>
* Append missing .patch so that our patch is found and works properly
Signed-off-by: Ryan L <ryestar101@gmail.com>
* Apply EMAC DMA support and PMU fix to edge kernel
---------
Signed-off-by: Ryan L <ryestar101@gmail.com>
Removed gpio-keys node (NOTE: add to the M4 Berry DTS)
Add vcc1v8 and vcc3v3 regulators
Fixup MMC nodes
Add bluetooth node (NOTE: BT is still iffy in Armbian)
Signed-off-by: Patrick Yavitz <pyavitz@gmail.com>
Added a DTSI just in case a M4 Berry should be added at a
later date.
Removed usb1_vbus-supply = <®_usb_vbus>; from the &usbphy
node. In my testing this resolves the onboard WiFi over USB
issue that has been troubling the REV1.
Added REV2 related nodes: SDIO, Regulators, Etc ...
An SDIO / Bluetooth overlay will be added at a later date to
support the REV2.
Signed-off-by: Patrick Yavitz <pyavitz@gmail.com>
Now the names of the patch files correspond to the entry
in the commit message.
Patches that have been transferred (copied) since time
immemorial and require revision have been removed.
No one wants to deal with them.
With CONFIG_DMA_BOUNCE_UNALIGNED_KMALLOC enabled, the arm64 kernel still
allocates the default SWIOTLB buffer (64MB) even if ZONE_DMA is disabled
or all the RAM fits into this zone. However, this potentially wastes a
non-negligible amount of memory on platforms with little RAM.
Reduce the SWIOTLB size to 1MB per 1GB of RAM if only needed for
kmalloc() buffer bouncing.
* Add board BananaPi M4 Zero
Signed-off-by: Patrick Yavitz <pyavitz@xxxxx.com>
* HACK: wrong DRAM size: add extra barrier in mctl_mem_matches
People report that this is fixed by adding another "dsb();" at
the beginning of the mctl_mem_matches() function.
https://lore.kernel.org/all/ZWMv816r8YxPwsJO@BOB1/T/#mec26415158efa10e6f78c5c1a651bb834f8599c4
Signed-off-by: Patrick Yavitz <pyavitz@xxxxx.com>
* v2 add barrier and udelay to mctl_mem_matches function
Signed-off-by: Patrick Yavitz <pyavitz@xxxxx.com>
---------
Signed-off-by: Patrick Yavitz <pyavitz@xxxxx.com>
Co-authored-by: Patrick Yavitz <pyavitz@xxxxx.com>
* Enable CPU frequency configuration for Orange Pi Zero 3
* Revert "Enable CPU frequency configuration for Orange Pi Zero 3"
This reverts commit 7af1ee1116.
* Enable CPU frequency configuration for Orange Pi Zero 3
---------
Co-authored-by: Gunjan Gupta <viraniac@gmail.com>
