mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-19 21:40:59 +02:00
09d40e0e08
Enforce full include path for includes. Deprecate old paths.
The following folders inside include/lib have been left unchanged:
- include/lib/cpus/${ARCH}
- include/lib/el3_runtime/${ARCH}
The reason for this change is that having a global namespace for
includes isn't a good idea. It defeats one of the advantages of having
folders and it introduces problems that are sometimes subtle (because
you may not know the header you are actually including if there are two
of them).
For example, this patch had to be created because two headers were
called the same way: e0ea0928d5b7 ("Fix gpio includes of mt8173 platform
to avoid collision."). More recently, this patch has had similar
problems: 46f9b2c3a282 ("drivers: add tzc380 support").
This problem was introduced in commit 4ecca33988b9 ("Move include and
source files to logical locations"). At that time, there weren't too
many headers so it wasn't a real issue. However, time has shown that
this creates problems.
Platforms that want to preserve the way they include headers may add the
removed paths to PLAT_INCLUDES, but this is discouraged.
Change-Id: I39dc53ed98f9e297a5966e723d1936d6ccf2fc8f
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
150 lines
4.0 KiB
C
150 lines
4.0 KiB
C
/*
|
|
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <assert.h>
|
|
#include <string.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
#include <arch_helpers.h>
|
|
#include <common/bl_common.h>
|
|
#include <common/debug.h>
|
|
#include <context.h>
|
|
#include <drivers/arm/tzc400.h>
|
|
#include <drivers/generic_delay_timer.h>
|
|
#include <drivers/st/stm32_console.h>
|
|
#include <drivers/st/stm32mp1_clk.h>
|
|
#include <dt-bindings/clock/stm32mp1-clks.h>
|
|
#include <lib/el3_runtime/context_mgmt.h>
|
|
#include <lib/mmio.h>
|
|
#include <lib/xlat_tables/xlat_tables_v2.h>
|
|
#include <plat/common/platform.h>
|
|
|
|
#include <platform_sp_min.h>
|
|
#include <stm32mp1_dt.h>
|
|
#include <stm32mp1_private.h>
|
|
|
|
/******************************************************************************
|
|
* Placeholder variables for copying the arguments that have been passed to
|
|
* BL32 from BL2.
|
|
******************************************************************************/
|
|
static entry_point_info_t bl33_image_ep_info;
|
|
|
|
static struct console_stm32 console;
|
|
|
|
/*******************************************************************************
|
|
* Interrupt handler for FIQ (secure IRQ)
|
|
******************************************************************************/
|
|
void sp_min_plat_fiq_handler(uint32_t id)
|
|
{
|
|
switch (id) {
|
|
case STM32MP1_IRQ_TZC400:
|
|
ERROR("STM32MP1_IRQ_TZC400 generated\n");
|
|
panic();
|
|
break;
|
|
case STM32MP1_IRQ_AXIERRIRQ:
|
|
ERROR("STM32MP1_IRQ_AXIERRIRQ generated\n");
|
|
panic();
|
|
break;
|
|
default:
|
|
ERROR("SECURE IT handler not define for it : %i", id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* Return a pointer to the 'entry_point_info' structure of the next image for
|
|
* the security state specified. BL33 corresponds to the non-secure image type
|
|
* while BL32 corresponds to the secure image type. A NULL pointer is returned
|
|
* if the image does not exist.
|
|
******************************************************************************/
|
|
entry_point_info_t *sp_min_plat_get_bl33_ep_info(void)
|
|
{
|
|
entry_point_info_t *next_image_info;
|
|
|
|
next_image_info = &bl33_image_ep_info;
|
|
|
|
if (next_image_info->pc == 0U) {
|
|
return NULL;
|
|
}
|
|
|
|
return next_image_info;
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* Perform any BL32 specific platform actions.
|
|
******************************************************************************/
|
|
void sp_min_early_platform_setup2(u_register_t arg0, u_register_t arg1,
|
|
u_register_t arg2, u_register_t arg3)
|
|
{
|
|
struct dt_node_info dt_dev_info;
|
|
int result;
|
|
bl_params_t *params_from_bl2 = (bl_params_t *)arg0;
|
|
|
|
/* Imprecise aborts can be masked in NonSecure */
|
|
write_scr(read_scr() | SCR_AW_BIT);
|
|
|
|
assert(params_from_bl2 != NULL);
|
|
assert(params_from_bl2->h.type == PARAM_BL_PARAMS);
|
|
assert(params_from_bl2->h.version >= VERSION_2);
|
|
|
|
bl_params_node_t *bl_params = params_from_bl2->head;
|
|
|
|
/*
|
|
* Copy BL33 entry point information.
|
|
* They are stored in Secure RAM, in BL2's address space.
|
|
*/
|
|
while (bl_params != NULL) {
|
|
if (bl_params->image_id == BL33_IMAGE_ID) {
|
|
bl33_image_ep_info = *bl_params->ep_info;
|
|
break;
|
|
}
|
|
|
|
bl_params = bl_params->next_params_info;
|
|
}
|
|
|
|
if (dt_open_and_check() < 0) {
|
|
panic();
|
|
}
|
|
|
|
if (stm32mp1_clk_probe() < 0) {
|
|
panic();
|
|
}
|
|
|
|
result = dt_get_stdout_uart_info(&dt_dev_info);
|
|
|
|
if ((result > 0) && dt_dev_info.status) {
|
|
if (console_stm32_register(dt_dev_info.base, 0,
|
|
STM32MP1_UART_BAUDRATE, &console) ==
|
|
0) {
|
|
panic();
|
|
}
|
|
}
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* Initialize the MMU, security and the GIC.
|
|
******************************************************************************/
|
|
void sp_min_platform_setup(void)
|
|
{
|
|
mmap_add_region(BL_CODE_BASE, BL_CODE_BASE,
|
|
BL_CODE_END - BL_CODE_BASE,
|
|
MT_CODE | MT_SECURE);
|
|
|
|
configure_mmu();
|
|
|
|
/* Initialize tzc400 after DDR initialization */
|
|
stm32mp1_security_setup();
|
|
|
|
generic_delay_timer_init();
|
|
|
|
stm32mp1_gic_init();
|
|
}
|
|
|
|
void sp_min_plat_arch_setup(void)
|
|
{
|
|
}
|