mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-09-04 05:11:17 +02:00
09d40e0e08
Enforce full include path for includes. Deprecate old paths.
The following folders inside include/lib have been left unchanged:
- include/lib/cpus/${ARCH}
- include/lib/el3_runtime/${ARCH}
The reason for this change is that having a global namespace for
includes isn't a good idea. It defeats one of the advantages of having
folders and it introduces problems that are sometimes subtle (because
you may not know the header you are actually including if there are two
of them).
For example, this patch had to be created because two headers were
called the same way: e0ea0928d5b7 ("Fix gpio includes of mt8173 platform
to avoid collision."). More recently, this patch has had similar
problems: 46f9b2c3a282 ("drivers: add tzc380 support").
This problem was introduced in commit 4ecca33988b9 ("Move include and
source files to logical locations"). At that time, there weren't too
many headers so it wasn't a real issue. However, time has shown that
this creates problems.
Platforms that want to preserve the way they include headers may add the
removed paths to PLAT_INCLUDES, but this is discouraged.
Change-Id: I39dc53ed98f9e297a5966e723d1936d6ccf2fc8f
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
91 lines
2.4 KiB
C
91 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <common/debug.h>
|
|
|
|
#include "ls_16550.h"
|
|
#include "plat_ls.h"
|
|
#include "../../../bl1/bl1_private.h"
|
|
|
|
/* Data structure which holds the extents of the trusted SRAM for BL1*/
|
|
static meminfo_t bl1_tzram_layout;
|
|
|
|
meminfo_t *bl1_plat_sec_mem_layout(void)
|
|
{
|
|
return &bl1_tzram_layout;
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* BL1 specific platform actions shared between ARM standard platforms.
|
|
******************************************************************************/
|
|
void ls_bl1_early_platform_setup(void)
|
|
{
|
|
static console_ls_16550_t console;
|
|
|
|
#if !LS1043_DISABLE_TRUSTED_WDOG
|
|
/* TODO: Enable watchdog */
|
|
|
|
#endif
|
|
|
|
/* Initialize the console to provide early debug support */
|
|
console_ls_16550_register(LS_TF_UART_BASE, LS_TF_UART_CLOCK,
|
|
LS_TF_UART_BAUDRATE, &console);
|
|
|
|
/* Allow BL1 to see the whole Trusted RAM */
|
|
bl1_tzram_layout.total_base = LS_SRAM_BASE;
|
|
bl1_tzram_layout.total_size = LS_SRAM_SIZE;
|
|
}
|
|
|
|
/******************************************************************************
|
|
* Perform the very early platform specific architecture setup shared between
|
|
* ARM standard platforms. This only does basic initialization. Later
|
|
* architectural setup (bl1_arch_setup()) does not do anything platform
|
|
* specific.
|
|
*****************************************************************************/
|
|
void ls_bl1_plat_arch_setup(void)
|
|
{
|
|
ls_setup_page_tables(bl1_tzram_layout.total_base,
|
|
bl1_tzram_layout.total_size,
|
|
BL_CODE_BASE,
|
|
BL1_CODE_END,
|
|
BL1_RO_DATA_BASE,
|
|
BL1_RO_DATA_END
|
|
#if USE_COHERENT_MEM
|
|
, BL_COHERENT_RAM_BASE,
|
|
BL_COHERENT_RAM_END
|
|
#endif
|
|
);
|
|
VERBOSE("After setup the page tables\n");
|
|
#ifdef AARCH32
|
|
enable_mmu_svc_mon(0);
|
|
#else
|
|
enable_mmu_el3(0);
|
|
#endif /* AARCH32 */
|
|
VERBOSE("After MMU enabled\n");
|
|
}
|
|
|
|
void bl1_plat_arch_setup(void)
|
|
{
|
|
ls_bl1_plat_arch_setup();
|
|
}
|
|
|
|
/*
|
|
* Perform the platform specific architecture setup shared between
|
|
* ARM standard platforms.
|
|
*/
|
|
void ls_bl1_platform_setup(void)
|
|
{
|
|
/* Initialise the IO layer and register platform IO devices */
|
|
plat_ls_io_setup();
|
|
}
|
|
|
|
void bl1_plat_prepare_exit(entry_point_info_t *ep_info)
|
|
{
|
|
#if !LS1043_DISABLE_TRUSTED_WDOG
|
|
/*TODO: Disable watchdog before leaving BL1 */
|
|
#endif
|
|
}
|