mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-12 23:47:03 +02:00
DDR driver for NXP layerscape SoC(s): - lx2160aqds - lx2162aqds - lx2160ardb - Other Board with SoC(s) like ls1046a, ls1043a etc; -- These other boards are not verified yet. Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Signed-off-by: York Sun <york.sun@nxp.com> Signed-off-by: Udit Agarwal <udit.agarwal@nxp.com> Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Change-Id: Ic84a63cb30eba054f432d479862cd4d1097cbbaf
80 lines
1.7 KiB
Makefile
80 lines
1.7 KiB
Makefile
#
|
|
# Copyright 2021 NXP
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
|
|
DDR_DRIVERS_PATH := ${PLAT_DRIVERS_PATH}/ddr
|
|
|
|
ifeq ($(PLAT_DDR_PHY), PHY_GEN2)
|
|
$(eval $(call add_define, PHY_GEN2))
|
|
PLAT_DDR_PHY_DIR := phy-gen2
|
|
ifeq (${APPLY_MAX_CDD},yes)
|
|
$(eval $(call add_define,NXP_APPLY_MAX_CDD))
|
|
endif
|
|
|
|
ifeq (${ERRATA_DDR_A011396}, 1)
|
|
$(eval $(call add_define,ERRATA_DDR_A011396))
|
|
endif
|
|
|
|
ifeq (${ERRATA_DDR_A050450}, 1)
|
|
$(eval $(call add_define,ERRATA_DDR_A050450))
|
|
endif
|
|
|
|
endif
|
|
|
|
ifeq ($(PLAT_DDR_PHY), PHY_GEN1)
|
|
PLAT_DDR_PHY_DIR := phy-gen1
|
|
|
|
ifeq (${ERRATA_DDR_A008511},1)
|
|
$(eval $(call add_define,ERRATA_DDR_A008511))
|
|
endif
|
|
|
|
ifeq (${ERRATA_DDR_A009803},1)
|
|
$(eval $(call add_define,ERRATA_DDR_A009803))
|
|
endif
|
|
|
|
ifeq (${ERRATA_DDR_A009942},1)
|
|
$(eval $(call add_define,ERRATA_DDR_A009942))
|
|
endif
|
|
|
|
ifeq (${ERRATA_DDR_A010165},1)
|
|
$(eval $(call add_define,ERRATA_DDR_A010165))
|
|
endif
|
|
|
|
endif
|
|
|
|
ifeq ($(DDR_BIST), yes)
|
|
$(eval $(call add_define, BIST_EN))
|
|
endif
|
|
|
|
ifeq ($(DDR_DEBUG), yes)
|
|
$(eval $(call add_define, DDR_DEBUG))
|
|
endif
|
|
|
|
ifeq ($(DDR_PHY_DEBUG), yes)
|
|
$(eval $(call add_define, DDR_PHY_DEBUG))
|
|
endif
|
|
|
|
ifeq ($(DEBUG_PHY_IO), yes)
|
|
$(eval $(call add_define, DEBUG_PHY_IO))
|
|
endif
|
|
|
|
ifeq ($(DEBUG_WARM_RESET), yes)
|
|
$(eval $(call add_define, DEBUG_WARM_RESET))
|
|
endif
|
|
|
|
ifeq ($(DEBUG_DDR_INPUT_CONFIG), yes)
|
|
$(eval $(call add_define, DEBUG_DDR_INPUT_CONFIG))
|
|
endif
|
|
|
|
DDR_CNTLR_SOURCES := $(DDR_DRIVERS_PATH)/nxp-ddr/ddr.c \
|
|
$(DDR_DRIVERS_PATH)/nxp-ddr/ddrc.c \
|
|
$(DDR_DRIVERS_PATH)/nxp-ddr/dimm.c \
|
|
$(DDR_DRIVERS_PATH)/nxp-ddr/regs.c \
|
|
$(DDR_DRIVERS_PATH)/nxp-ddr/utility.c \
|
|
$(DDR_DRIVERS_PATH)/$(PLAT_DDR_PHY_DIR)/phy.c
|
|
|
|
PLAT_INCLUDES += -I$(DDR_DRIVERS_PATH)/nxp-ddr \
|
|
-I$(DDR_DRIVERS_PATH)/include
|