mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-18 21:11:11 +02:00
This patch extends the platform port by adding an API that returns either the Root of Trust public key (ROTPK) or its hash. This is usually stored in ROM or eFUSE memory. The ROTPK returned must be encoded in DER format according to the following ASN.1 structure: SubjectPublicKeyInfo ::= SEQUENCE { algorithm AlgorithmIdentifier, subjectPublicKey BIT STRING } In case the platform returns a hash of the key: DigestInfo ::= SEQUENCE { digestAlgorithm AlgorithmIdentifier, keyDigest OCTET STRING } An implementation for ARM development platforms is provided in this patch. When TBB is enabled, the ROTPK hash location must be specified using the build option 'ARM_ROTPK_LOCATION'. Available options are: - 'regs' : return the ROTPK hash stored in the Trusted root-key storage registers. - 'devel_rsa' : return a ROTPK hash embedded in the BL1 and BL2 binaries. This hash has been obtained from the development RSA public key located in 'plat/arm/board/common/rotpk'. On FVP, the number of MMU tables has been increased to map and access the ROTPK registers. A new file 'board_common.mk' has been added to improve code sharing in the ARM develelopment platforms. Change-Id: Ib25862e5507d1438da10773e62bd338da8f360bf
123 lines
3.3 KiB
C
123 lines
3.3 KiB
C
/*
|
|
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
#ifndef __BOARD_ARM_DEF_H__
|
|
#define __BOARD_ARM_DEF_H__
|
|
|
|
#include <v2m_def.h>
|
|
|
|
|
|
/*
|
|
* Required platform porting definitions common to all ARM
|
|
* development platforms
|
|
*/
|
|
|
|
/* Size of cacheable stacks */
|
|
#if DEBUG_XLAT_TABLE
|
|
# define PLATFORM_STACK_SIZE 0x800
|
|
#elif IMAGE_BL1
|
|
#if TRUSTED_BOARD_BOOT
|
|
# define PLATFORM_STACK_SIZE 0x1000
|
|
#else
|
|
# define PLATFORM_STACK_SIZE 0x440
|
|
#endif
|
|
#elif IMAGE_BL2
|
|
# if TRUSTED_BOARD_BOOT
|
|
# define PLATFORM_STACK_SIZE 0x1000
|
|
# else
|
|
# define PLATFORM_STACK_SIZE 0x400
|
|
# endif
|
|
#elif IMAGE_BL31
|
|
# define PLATFORM_STACK_SIZE 0x400
|
|
#elif IMAGE_BL32
|
|
# define PLATFORM_STACK_SIZE 0x440
|
|
#endif
|
|
|
|
/*
|
|
* PLAT_ARM_MMAP_ENTRIES depends on the number of entries in the
|
|
* plat_arm_mmap array defined for each BL stage.
|
|
*/
|
|
#if IMAGE_BL1
|
|
# if PLAT_fvp
|
|
# define PLAT_ARM_MMAP_ENTRIES 7
|
|
# else
|
|
# define PLAT_ARM_MMAP_ENTRIES 6
|
|
# endif
|
|
#endif
|
|
#if IMAGE_BL2
|
|
# if PLAT_fvp
|
|
# define PLAT_ARM_MMAP_ENTRIES 9
|
|
# else
|
|
# define PLAT_ARM_MMAP_ENTRIES 8
|
|
# endif
|
|
#endif
|
|
#if IMAGE_BL31
|
|
#define PLAT_ARM_MMAP_ENTRIES 5
|
|
#endif
|
|
#if IMAGE_BL32
|
|
#define PLAT_ARM_MMAP_ENTRIES 4
|
|
#endif
|
|
|
|
/*
|
|
* Platform specific page table and MMU setup constants
|
|
*/
|
|
#if IMAGE_BL1
|
|
# if PLAT_juno
|
|
# define MAX_XLAT_TABLES 2
|
|
# else
|
|
# define MAX_XLAT_TABLES 3
|
|
# endif /* PLAT_ */
|
|
#elif IMAGE_BL2
|
|
# if PLAT_juno
|
|
# define MAX_XLAT_TABLES 3
|
|
# else
|
|
# define MAX_XLAT_TABLES 4
|
|
# endif /* PLAT_ */
|
|
#elif IMAGE_BL31
|
|
# define MAX_XLAT_TABLES 2
|
|
#elif IMAGE_BL32
|
|
# if ARM_TSP_RAM_LOCATION_ID == ARM_DRAM_ID
|
|
# define MAX_XLAT_TABLES 3
|
|
# else
|
|
# define MAX_XLAT_TABLES 2
|
|
# endif
|
|
#endif
|
|
|
|
|
|
#define MAX_IO_DEVICES 3
|
|
#define MAX_IO_HANDLES 4
|
|
|
|
#define PLAT_ARM_TRUSTED_SRAM_SIZE 0x00040000 /* 256 KB */
|
|
|
|
#define PLAT_ARM_FIP_BASE V2M_FLASH0_BASE
|
|
#define PLAT_ARM_FIP_MAX_SIZE V2M_FLASH0_SIZE
|
|
|
|
|
|
#endif /* __BOARD_ARM_DEF_H__ */
|