mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-17 09:57:01 +02:00
e9ec3cec65
This patch moves the private GIC common accessors from `gic_common.h` to a new private header file `gic_common_private.h`. This patch also adds additional comments to GIC register accessors to highlight the fact that some of them access register values that correspond to multiple interrupt IDs. The convention used is that the `set`, `get` and `clr` accessors access and modify the values corresponding to a single interrupt ID whereas the `read` and `write` GIC register accessors access the raw GIC registers and it could correspond to multiple interrupt IDs depending on the register accessed. Change-Id: I2643ecb2533f01e3d3219fcedfb5f80c120622f9
318 lines
9.9 KiB
C
318 lines
9.9 KiB
C
/*
|
|
* Copyright (c) 2015-2016, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <assert.h>
|
|
#include <gic_common.h>
|
|
#include <mmio.h>
|
|
#include "gic_common_private.h"
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor interface accessors for reading entire registers
|
|
******************************************************************************/
|
|
/*
|
|
* Accessor to read the GIC Distributor IGROUPR corresponding to the interrupt
|
|
* `id`, 32 interrupt ids at a time.
|
|
*/
|
|
unsigned int gicd_read_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> IGROUPR_SHIFT;
|
|
return mmio_read_32(base + GICD_IGROUPR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt ids at a time.
|
|
*/
|
|
unsigned int gicd_read_isenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISENABLER_SHIFT;
|
|
return mmio_read_32(base + GICD_ISENABLER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICENABLER_SHIFT;
|
|
return mmio_read_32(base + GICD_ICENABLER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_ispendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISPENDR_SHIFT;
|
|
return mmio_read_32(base + GICD_ISPENDR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icpendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICPENDR_SHIFT;
|
|
return mmio_read_32(base + GICD_ICPENDR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ISACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_isactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ISACTIVER_SHIFT;
|
|
return mmio_read_32(base + GICD_ISACTIVER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICACTIVER_SHIFT;
|
|
return mmio_read_32(base + GICD_ICACTIVER + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor IPRIORITYR corresponding to the
|
|
* interrupt `id`, 4 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_ipriorityr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> IPRIORITYR_SHIFT;
|
|
return mmio_read_32(base + GICD_IPRIORITYR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor ICGFR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_icfgr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> ICFGR_SHIFT;
|
|
return mmio_read_32(base + GICD_ICFGR + (n << 2));
|
|
}
|
|
|
|
/*
|
|
* Accessor to read the GIC Distributor NSACR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
unsigned int gicd_read_nsacr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned n = id >> NSACR_SHIFT;
|
|
return mmio_read_32(base + GICD_NSACR + (n << 2));
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor interface accessors for writing entire registers
|
|
******************************************************************************/
|
|
/*
|
|
* Accessor to write the GIC Distributor IGROUPR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_igroupr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> IGROUPR_SHIFT;
|
|
mmio_write_32(base + GICD_IGROUPR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_isenabler(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISENABLER_SHIFT;
|
|
mmio_write_32(base + GICD_ISENABLER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICENABLER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icenabler(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICENABLER_SHIFT;
|
|
mmio_write_32(base + GICD_ICENABLER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_ispendr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISPENDR_SHIFT;
|
|
mmio_write_32(base + GICD_ISPENDR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICPENDR corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icpendr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICPENDR_SHIFT;
|
|
mmio_write_32(base + GICD_ICPENDR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ISACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_isactiver(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ISACTIVER_SHIFT;
|
|
mmio_write_32(base + GICD_ISACTIVER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICACTIVER corresponding to the
|
|
* interrupt `id`, 32 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icactiver(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICACTIVER_SHIFT;
|
|
mmio_write_32(base + GICD_ICACTIVER + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor IPRIORITYR corresponding to the
|
|
* interrupt `id`, 4 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_ipriorityr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> IPRIORITYR_SHIFT;
|
|
mmio_write_32(base + GICD_IPRIORITYR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor ICFGR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_icfgr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> ICFGR_SHIFT;
|
|
mmio_write_32(base + GICD_ICFGR + (n << 2), val);
|
|
}
|
|
|
|
/*
|
|
* Accessor to write the GIC Distributor NSACR corresponding to the
|
|
* interrupt `id`, 16 interrupt IDs at a time.
|
|
*/
|
|
void gicd_write_nsacr(uintptr_t base, unsigned int id, unsigned int val)
|
|
{
|
|
unsigned n = id >> NSACR_SHIFT;
|
|
mmio_write_32(base + GICD_NSACR + (n << 2), val);
|
|
}
|
|
|
|
/*******************************************************************************
|
|
* GIC Distributor functions for accessing the GIC registers
|
|
* corresponding to a single interrupt ID. These functions use bitwise
|
|
* operations or appropriate register accesses to modify or return
|
|
* the bit-field corresponding the single interrupt ID.
|
|
******************************************************************************/
|
|
unsigned int gicd_get_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
return (reg_val >> bit_num) & 0x1;
|
|
}
|
|
|
|
void gicd_set_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
gicd_write_igroupr(base, id, reg_val | (1 << bit_num));
|
|
}
|
|
|
|
void gicd_clr_igroupr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << IGROUPR_SHIFT) - 1);
|
|
unsigned int reg_val = gicd_read_igroupr(base, id);
|
|
|
|
gicd_write_igroupr(base, id, reg_val & ~(1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_isenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISENABLER_SHIFT) - 1);
|
|
|
|
gicd_write_isenabler(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icenabler(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICENABLER_SHIFT) - 1);
|
|
|
|
gicd_write_icenabler(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_ispendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISPENDR_SHIFT) - 1);
|
|
|
|
gicd_write_ispendr(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icpendr(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICPENDR_SHIFT) - 1);
|
|
|
|
gicd_write_icpendr(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_isactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ISACTIVER_SHIFT) - 1);
|
|
|
|
gicd_write_isactiver(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_icactiver(uintptr_t base, unsigned int id)
|
|
{
|
|
unsigned bit_num = id & ((1 << ICACTIVER_SHIFT) - 1);
|
|
|
|
gicd_write_icactiver(base, id, (1 << bit_num));
|
|
}
|
|
|
|
void gicd_set_ipriorityr(uintptr_t base, unsigned int id, unsigned int pri)
|
|
{
|
|
mmio_write_8(base + GICD_IPRIORITYR + id, pri & GIC_PRI_MASK);
|
|
}
|