mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-14 08:27:00 +02:00
0f33f50e21
NXP: Added warm reset handler to handle SMC PSCI_SYSTEM_RESET2 raised from kernel (> 5.4). As part of first cold boot, DDR training data is stored in NV storage. As part of this SMC handling, following things are done: - DDR is put in self-refresh mode to retain the content of DDR. - Reset cause is saved. - Reset is triggered. On next boot to last warm-reset, DDR training is restored from the NV storage. Signed-off-by: Ashish Kumar <ashish.kumar@nxp.com> Signed-off-by: Kuldeep Singh <kuldeep.singh@nxp.com> Signed-off-by: Udit Agarwal <udit.agarwal@nxp.com> Signed-off-by: Priyanka Singh <priyanka.singh@nxp.com> Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Change-Id: I8e4fb0824887af49e959c93825e2ab0ba887fc9d
21 lines
482 B
Makefile
21 lines
482 B
Makefile
#
|
|
# Copyright 2020 NXP
|
|
#
|
|
# SPDX-License-Identifier: BSD-3-Clause
|
|
#
|
|
#-----------------------------------------------------------------------------
|
|
ifeq (${WARM_RST_ADDED},)
|
|
|
|
WARM_RST_ADDED := 1
|
|
NXP_NV_SW_MAINT_LAST_EXEC_DATA := yes
|
|
|
|
$(eval $(call add_define,NXP_WARM_BOOT))
|
|
|
|
|
|
WARM_RST_INCLUDES += -I${PLAT_COMMON_PATH}/warm_reset
|
|
WARM_RST_BL31_SOURCES += ${PLAT_SOC_PATH}/$(ARCH)/${SOC}_warm_rst.S
|
|
|
|
WARM_RST_BL_COMM_SOURCES += ${PLAT_COMMON_PATH}/warm_reset/plat_warm_reset.c
|
|
|
|
endif
|