arm-trusted-firmware/plat/mediatek/mt8195/drivers/ptp3/mtk_ptp3_common.h
Elly Chiang 048189637e feat(plat/mediatek/mt8195): add support for PTP3
Add PTP3 drivers to protect CPU excessive voltage drop
in CPU heavy loading.

Change-Id: I7bd37912c32d5328ba0287fccc8409794bd19c1d
Signed-off-by: Elly Chiang <elly.chiang@mediatek.com>
2021-07-02 16:22:16 +08:00

53 lines
1.3 KiB
C

/*
* Copyright (c) 2021, MediaTek Inc. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef MTK_PTP3_COMMON_H
#define MTK_PTP3_COMMON_H
#include <lib/mmio.h>
#include <lib/utils_def.h>
/************************************************
* CPU info
************************************************/
#define NR_PTP3_CFG_CPU U(8)
#define PTP3_CFG_CPU_START_ID_L U(0)
#define PTP3_CFG_CPU_START_ID_B U(4)
#define PTP3_CFG_CPU_END_ID U(7)
#define NR_PTP3_CFG1_DATA U(2)
#define PTP3_CFG1_MASK 0x3000
#define NR_PTP3_CFG2_DATA U(5)
#define PTP3_CFG3_MASK1 0x1180
#define PTP3_CFG3_MASK2 0x35C0
#define PTP3_CFG3_MASK3 0x3DC0
/************************************************
* register read/write
************************************************/
#define ptp3_write(addr, val) mmio_write_32((uintptr_t)addr, val)
#define ptp3_clrsetbits(addr, clear, set) \
mmio_clrsetbits_32((uintptr_t)addr, clear, set)
/************************************************
* config enum
************************************************/
enum PTP3_CFG {
PTP3_CFG_ADDR,
PTP3_CFG_VALUE,
NR_PTP3_CFG,
};
/************************************
* prototype
************************************/
extern void ptp3_core_init(unsigned int core);
extern void ptp3_core_unInit(unsigned int core);
#endif /* MTK_PTP3_COMMON_H */