mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-14 16:37:05 +02:00
05330a49cd
The EL3 runtime firmware has been running from internal trusted SRAM space on the Morello platform. Due to unavailability of tag support for the internal trusted SRAM this becomes a problem if we enable capability pointers in BL31. To support capability pointers in BL31 it has to be run from the main DDR memory space. This patch updates the Morello platform configuration such that BL31 is loaded and run from DDR space. Signed-off-by: Manoj Kumar <manoj.kumar3@arm.com> Change-Id: I16d4d757fb6f58c364f5133236d50fc06845e0b4
71 lines
1.2 KiB
C
71 lines
1.2 KiB
C
/*
|
|
* Copyright (c) 2020-2022, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <assert.h>
|
|
|
|
#include <drivers/arm/sbsa.h>
|
|
#include <plat/arm/common/plat_arm.h>
|
|
|
|
#include "morello_def.h"
|
|
|
|
/*
|
|
* Table of regions to map using the MMU.
|
|
* Replace or extend the below regions as required
|
|
*/
|
|
#if IMAGE_BL1
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
MORELLO_MAP_DEVICE,
|
|
MORELLO_MAP_NS_SRAM,
|
|
ARM_MAP_DRAM1,
|
|
ARM_MAP_DRAM2,
|
|
{0}
|
|
};
|
|
#endif
|
|
|
|
#if IMAGE_BL31
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
MORELLO_MAP_DEVICE,
|
|
MORELLO_MAP_NS_SRAM,
|
|
{0}
|
|
};
|
|
#endif
|
|
|
|
#if IMAGE_BL2
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
MORELLO_MAP_DEVICE,
|
|
MORELLO_MAP_NS_SRAM,
|
|
ARM_MAP_DRAM1,
|
|
ARM_MAP_DRAM2,
|
|
#if TRUSTED_BOARD_BOOT && !BL2_AT_EL3
|
|
ARM_MAP_BL1_RW,
|
|
#endif
|
|
{0}
|
|
};
|
|
#endif
|
|
|
|
#if TRUSTED_BOARD_BOOT
|
|
int plat_get_mbedtls_heap(void **heap_addr, size_t *heap_size)
|
|
{
|
|
assert(heap_addr != NULL);
|
|
assert(heap_size != NULL);
|
|
|
|
return arm_get_mbedtls_heap(heap_addr, heap_size);
|
|
}
|
|
#endif
|
|
|
|
void plat_arm_secure_wdt_start(void)
|
|
{
|
|
sbsa_wdog_start(SBSA_SECURE_WDOG_BASE, SBSA_SECURE_WDOG_TIMEOUT);
|
|
}
|
|
|
|
void plat_arm_secure_wdt_stop(void)
|
|
{
|
|
sbsa_wdog_stop(SBSA_SECURE_WDOG_BASE);
|
|
}
|