mirrors/arm-trusted-firmware
1
0
Fork 0
mirror of https://github.com/ARM-software/arm-trusted-firmware.git synced 2025-08-22 15:01:17 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

fix(imx8m): fix the dfiphymaster setting after dvfs

Browse Source 
the dfi phy master setting need to be save/restore to make
sure it aligned with the initial config.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Anson Huang <anson.huang@nxp.com>
Change-Id: I4f572b9aff9cc47a6c28524ce0fe03cdc66b88a1
This commit is contained in:
Jacky Bai 2020-05-06 13:11:04 +08:00
parent 0e39488ff3
commit ad0cbbf513
1 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
plat/imx/imx8m/ddr/lpddr4_dvfs.c
View File

@ -1,5 +1,5 @@
/* /*
* Copyright 2018-2022 NXP * Copyright 2018-2023 NXP
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
@ -37,6 +37,7 @@ void lpddr4_swffc(struct dram_info *info, unsigned int init_fsp,
uint32_t val; uint32_t val;
uint32_t derate_backup[3]; uint32_t derate_backup[3];
uint32_t (*mr_data)[8]; uint32_t (*mr_data)[8];
uint32_t phy_master;
/* 1. program targetd UMCTL2_REGS_FREQ1/2/3,already done, skip it. */ /* 1. program targetd UMCTL2_REGS_FREQ1/2/3,already done, skip it. */
@ -57,6 +58,8 @@ void lpddr4_swffc(struct dram_info *info, unsigned int init_fsp,
/* 12. set PWRCTL.selfref_en=0 */ /* 12. set PWRCTL.selfref_en=0 */
mmio_clrbits_32(DDRC_PWRCTL(0), 0xf); mmio_clrbits_32(DDRC_PWRCTL(0), 0xf);
phy_master = mmio_read_32(DDRC_DFIPHYMSTR(0));
/* It is more safe to config it here */ /* It is more safe to config it here */
mmio_clrbits_32(DDRC_DFIPHYMSTR(0), 0x1); mmio_clrbits_32(DDRC_DFIPHYMSTR(0), 0x1);
@ -225,8 +228,8 @@ void lpddr4_swffc(struct dram_info *info, unsigned int init_fsp,
emr3 = (emr3 & 0x00f7) | 0x0d00; emr3 = (emr3 & 0x00f7) | 0x0d00;
lpddr4_mr_write(3, 13, emr3); lpddr4_mr_write(3, 13, emr3);
/* enable PHY master */ /* restore the PHY master */
mmio_write_32(DDRC_DFIPHYMSTR(0), 0x1); mmio_write_32(DDRC_DFIPHYMSTR(0), phy_master);
/* 32. issue ZQ if required: zq_calib_short, bit 4 */ /* 32. issue ZQ if required: zq_calib_short, bit 4 */
/* polling zq_calib_short_busy */ /* polling zq_calib_short_busy */