mirror of
https://github.com/ARM-software/arm-trusted-firmware.git
synced 2025-08-22 15:01:17 +02:00
Merge "feat(plat/tc): enable MPAM functionality of L3 DSU cache" into integration
This commit is contained in:
commit
9dea6fa680
11
fdts/tc.dts
11
fdts/tc.dts
@ -1,5 +1,5 @@
|
|||||||
/*
|
/*
|
||||||
* Copyright (c) 2020-2022, Arm Limited. All rights reserved.
|
* Copyright (c) 2020-2023, Arm Limited. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
@ -519,6 +519,15 @@
|
|||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* L3 cache in the DSU is the Memory System Component (MSC)
|
||||||
|
* The MPAM registers are accessed through utility bus in the DSU
|
||||||
|
*/
|
||||||
|
msc0 {
|
||||||
|
compatible = "arm,mpam-msc";
|
||||||
|
reg = <0x1 0x00010000 0x0 0x2000>;
|
||||||
|
};
|
||||||
|
|
||||||
ete0 {
|
ete0 {
|
||||||
compatible = "arm,embedded-trace-extension";
|
compatible = "arm,embedded-trace-extension";
|
||||||
cpu = <&CPU0>;
|
cpu = <&CPU0>;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user